



	Subject
	Class

BEST AVAILABLE COPY

□ PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

Jc3
866

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/771743	F	455 375	329	8681 2634	K. D. PATHAK

APPLICANTS

Taku Yamagata
Shunji Maeda

三
三

Timing error detection circuit, demodulation circuit and methods thereof

PTO-2040
12/99

ISSUING CLASSIFICATION

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____				ISSUE FEE	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				Amount Due	Date Paid
				ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Section 321, 17 U.S.C. 105.
Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-438A
(Rev. 6/99)

FILED WITH: DISK (CRF) FICHE CD-ROM

(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

(FACE)